题解 | #多位信号#

`timescale 1ns/1ns

module top_module(

    input wire[2:0] in,
    output wire a,
    output wire b,
    output wire c
    
);

assign {a,b,c} = in;
endmodule