题解 | #多功能数据处理器#
多功能数据处理器
https://www.nowcoder.com/practice/e009ab1a7a4c46fb9042c09c77ee27b8
`timescale 1ns/1ns module data_select( input clk, input rst_n, input signed[7:0]a, input signed[7:0]b, input [1:0]select, output reg signed [8:0]c ); always @(posedge clk or negedge rst_n) begin if(!rst_n) c<=9'b0; else case(select) 0:begin c<=a; end 1:begin c<=b; end 2:begin c<=a+b; end 3:begin c<=a-b; end endcase end endmodule
