`timescale 1ns/1ns module huawei5( input wire clk , input wire rst , input wire [3:0]d , output wire valid_in , output wire dout ); //*************code***********// //bit_cnt is used to count the transmited bits. //bit_flag is the valid_in //data_reg is used to storage the data. parameter B...