题解 | #多位信号#

`timescale 1ns/1ns

module top_module(
        in  ,
        a   ,
        b   ,
        c
);

input[2:0]  in;

output      a;
output      b;
output      c;

assign  {a,b,c} = in;


endmodule