题解 | #信号级联合并#

`timescale 1ns/1ns

module top_module(
    input [4:0] a, b, c, d, e, f,
    output [7:0] w, x, y, z );

assign {w,x,y,z} = {a,b,c,d,e,f,2'd3};


endmodule