题解 | #多wire连接#

`timescale 1ns/1ns

module top_module(
    input wire a,b,
    output wire x,y,z
);
assign x=b;
assign y=b;
assign z=a;

endmodule