题解 | #256选1选择器#

`timescale 1ns/1ns

module top_module (
	input [255:0] in,
	input [7:0] sel,
	output  wire  out
);
assign out = in[{sel}];
endmodule