题解 | 奇偶校验
奇偶校验
https://www.nowcoder.com/practice/67d4dd382bb44c559a1d0a023857a7a6
`timescale 1ns/1ns
module odd_sel(
input [31:0] bus,
input sel,
output wire check
);
wire odd_parity;
wire even_parity;
assign odd_parity = ^bus;//bus中1的个数为偶数，输出0；1的个数为奇数，输出1
assign even_parity = ~(^bus);//bus中1的个数为偶数，输出1；1的个数为奇数，输出0
assign check = sel ? odd_parity : even_parity;//三目运算符实现奇校验和偶校验选择
endmodule
verilog刷题记录 文章被收录于专栏
记录自己最近刷题掌握的点滴
